§ 瀏覽學位論文書目資料
  
系統識別號 U0002-1801201613454000
DOI 10.6846/TKU.2016.00464
論文名稱(中文) 高清晰多媒體介面訊號強度對眼圖及電磁干擾之分析
論文名稱(英文) Level Strength Effect on Eye Diagram and Electromagnetic Interference for High Definition Multimedia Interface Systems
第三語言論文名稱
校院名稱 淡江大學
系所名稱(中文) 電機工程學系碩士在職專班
系所名稱(英文) Department of Electrical and Computer Engineering
外國學位學校名稱
外國學位學院名稱
外國學位研究所名稱
學年度 104
學期 2
出版年 105
研究生(中文) 陳睦棨
研究生(英文) Mu-Chi Chen
學號 702440081
學位類別 碩士
語言別 繁體中文
第二語言別 英文
口試日期 2015-12-29
論文頁數 52頁
口試委員 指導教授 - 丘建青
委員 - 李慶烈
委員 - 廖書漢
關鍵字(中) 高清晰多媒體介面
電磁干擾
眼圖
基本輸出輸入系統
關鍵字(英) HDMI(high-definition multimedia interface)
EMI(Electromagnetic Interference)
eye diagram
BIOS(Basic Input/Output System)
第三語言關鍵字
學科別分類
中文摘要
高清晰多媒體介面HDMI(High-definition multimedia interface)是一種全數位化影像及聲音傳送介面,在現在的科技進步之下,在電腦上已經是非常普及的輸出裝置了,但是在這樣的高速訊號的傳輸之下,電磁干擾(Electromagnetic Interference,簡稱EMI)一直是工程師要去解決的問題,時常為了解決HDMI的EMI問題加入電子的對策,往往導致眼圖無法達到標準,或者是在機殼上做大量的屏蔽,使成本提高。
  本論文使用有裝載HDMI介面的筆記型電腦做研究,此筆記型電腦產品裝置的平台為英特爾(Intel)處理器,此平台提供了幾個參數給工程師在基本輸出輸入系統(Basic Input/Output System,簡稱BIOS)裡調降HDMI訊號強度,本論文在量測後,分析各種常見及本文提出的解決方案,結果顯示以往常見的解決方式改善效果有限並且增加成本,而本論文所提供的方式,HDMI可在不需要增加成本以及更改電路設計的情況之下,成功的控制眼圖及EMI的品質,其BIOS調整方式有下列三種:

1.只需要眼圖Pass的情況可以選擇預設值1000mV0.0dB或調降位準強度至800mV0.0dB。
2.需要EMI可以Pass的情況,可以將位準強度調降至800mV0.0dB或600mV0.0dB。
3.若是要眼圖及EMI同時要達到法規標準,將位準強度調降至800mV0.0dB即可。
英文摘要
HDMI (high-definition multimedia interface) is a digital interface to transfer image and sounds. It is a common output device for the development technology in recent years. However, EMI (Electromagnetic Interference) is an important issue in such high speed transmission and a lot of problems need to be resolved. Some techniques without extra cost for reducing EMI issues deteriorate eye diagram and some techniques increase the cost by placing numerous shielding on metal chassis.
In this thesis, we will focus on the research for note book using Intel processer with HDMI output. It provides a few modification parameters to adjust the signal strength in the Basic Input/Output System (BIOS). It is found that, without increasing the cost and changing the layout, the eye diagram and EMI could be compromised by our proposed techniques for adjusting the level output of BIOS as the following:

1. To satisfy the criteria for eye diagram, the level strength can be set as the default value 1000mV0.0dB or reduce to 800mV0.0dB.
2. To satisfy the criteria for EMI, the level strength can be set as 800mV0.0dB or 600mV0.0dB.
3. To satisfy the criteria for both eye diagram and EMI, the level strength must be set as 800mV0.0dB.

Finally, compared to the conventional techniques, our proposed techniques can improve both eye diagram and EMI without increasing the cost and changing the layout.
第三語言摘要
論文目次
致謝 I
摘要 II
目錄 V
圖目錄 VII
表目錄 X
第一章	緒論 1
1.1 研究動機 1
1.2 電腦代工廠對EMI遇到的問題 2
1.3 問題陳述 3
第二章	何謂電磁干擾與環境介紹 5
2.1 何謂電磁干擾及電磁相容 5
2.2 電磁環境 7
2.3 EMI產生原因 7
2.4 電磁相容防治規範 8
2.5 電磁干擾測試場地要求 12
2.6 HDMI介紹 14
2.7 眼圖介紹 15
2.8 BIOS介紹 16
第三章	實驗方法與對策介紹 17
3.1 實驗架構 17
3.2 量測方法 18
  3.2.1 眼圖 18
   3.2.2 輻射干擾 20
3.3 量測環境介紹 23
3.4 共模電感的使用 25
3.5 並聯電阻的使用 27
3.6 BIOS調降訊號強度 27
第四章	量測結果與數據分析 29
4.1 原始預設值的HDMI量測結果 29
4.2 實驗一:HDMI使用共模電感的量測結果 32
4.3 實驗二:HDMI使用並聯電阻的量測結果 35
4.4 實驗三:HDMI使用BIOS調降訊號強度 38
4.4.1 調降至600mv0dB量測結果 39
4.4.2 調降至800mv0dB量測結果 41
4.5 量測結果分析 44
第五章	結論 46
參考文獻 48

圖目錄

圖1.1 HDMI於PCB的走線 3
圖1.2 HDMI之EMI超標量測結果 4
圖2.1 電磁相容所包含的項目 6
圖2.2 電磁干擾的三大要素 7
圖2.3 Radiation測試場地圖 13
圖2.4 Radiation測試配置圖 13
圖2.5 眼圖 15
圖2.6 眼圖的構成 16
圖3.1 論文實驗的HDMI線路圖 18
圖3.2 眼圖量測配置照 19
圖3.3 於示波器所顯示的眼圖 19
圖3.4 Radiation天線水平極性量測圖 20
圖3.5 Radiation天線垂直極性量測圖 21
圖3.6 電波暗室量測控制儀器 22
圖3.7 數位取樣示波器 23
圖3.8 頻譜分析儀 24
圖3.9 共模電感 25
圖3.10 共模電感原理圖  26
圖3.11 線路圖上的共模電感圖 26
圖3.12 線路圖上的電阻位置圖 27
圖3.13 BIOS的HDMI Level strength控制介面 28
圖4.1 1000mV0.0dB原始狀態的眼圖量測圖D0 30
圖4.2 1000mV0.0dB原始狀態的眼圖量測圖D1 30
圖4.3 1000mV0.0dB原始狀態的眼圖量測圖D2 30
圖4.4 1000mV0.0dB原始狀態Radiation量測結果 31
圖4.5 主機板HDMI訊號線加上共模電感 32
圖4.6 HDMI加上共模電感眼圖量測圖D0 33
圖4.7 HDMI加上共模電感眼圖量測圖D1 33
圖4.8 HDMI加上共模電感眼圖量測圖D2 33
圖4.9 HDMI加上共模電感Radiation量測圖 34
圖4.10 主機板HDMI訊號線並聯電阻 35
圖4.11 HDMI 並聯電阻眼圖量測圖D0 36
圖4.12 HDMI 並聯電阻眼圖量測圖D1 36
圖4.13 HDMI 並聯電阻眼圖量測圖D2 36
圖4.14 HDMI加上並聯電阻Radiation量測圖 37
圖4.15 主機板還原原始狀態 38
圖4.16 BIOS調降HDMI強度介面 39
圖4.17 800mV0.0dB 眼圖量測圖D0 40
圖4.18 800mV0.0dB 眼圖量測圖D1 40
圖4.19 800mV0.0dB 眼圖量測圖D2 40
圖4.20 800mV0.0dB Radiation量測圖 41
圖4.21 600mv0dB 眼圖量測圖D0 42
圖4.22 600mv0dB 眼圖量測圖D1 42
圖4.23 600mv0dB 眼圖量測圖D2 42
圖4.24 600mV0.0dB Radiation量測圖 43

表目錄

表2.1 國家標準總號名稱及對應的CISPR規範 10
表2.2 CISPR 22傳導干擾限制值 11
表2.3 輻射干擾限制值 12
表4.1 眼圖量測比較 44
表4.2 Radiation量測比較 45
表4.3 眼圖及EMI整體比較 45
參考文獻
[1] Wittmann J., Neidhardt J. and Wicht B., “EMC Optimized Design of Linear Regulators Including a Charge Pump,” IEEE Transactions on Power Electronics, vol.28, Dec. 10, 2012, pp. 4594-4602.
[2] Armstrong K., “Cost-effective Risk Management of EMC without special EMC design expertise or testing,” 2013 IEEE International Symposium on Electromagnetic Compatibility (EMC), Denver, CO, Aug. 5-9, 2013, pp. 386-391.  
[3] T. L. Song and J. G. Yook, “Study of jamming countermeasure for electromagnetically leaked digital video signals,” 2014 International Symposium on Electromagnetic Compatibility (EMC Europe), Gothenburg, Sep. 1-4, 2014, pp. 1161-1165.
[4] Ji Zhang, Lim J., Wei Yao, Qin K. and Brooks R., “PCB via to trace return loss optimization for >25Gbps serial links,” 2014 IEEE International Symposium on Electromagnetic Compatibility (EMC), Raleigh, NC, Aug. 4-8, 2014, pp. 619-624.
[5] Rohrbaugh J.P., “Shield transfer impedance model of a multi-branched braid shielded cable harness,” 2013 IEEE International Symposium on Electromagnetic Compatibility (EMC), Denver, CO, Aug. 5-9, 2013, pp. 271-276.
[6] Zhang Li, Pingfang Yu and C. P. Chua, “The EMI characteristics of High Speed backplane connector,” 2012 International Symposium on Electromagnetic Compatibility (EMC EUROPE), Rome, Sep. 17-21, 2012, pp. 1-4.
[7] Terai Y., Toyota Y., Iokibe K. and Watanabe T., “Guard trace with periodic structure for reducing common-mode radiation and maintaining signal integrity,” 2014 International Symposium on Electromagnetic Compatibility Tokyo (EMC'14/Tokyo), Tokyo, May. 12-16, 2014, pp. 545-548.
[8] Osabe K. and Kato T., “Consideration of data evaluation criteria for radiated emission test in the PT program,” 2012 International Symposium on Electromagnetic Compatibility (EMC EUROPE), Rome, Sep. 17-21, 2012, pp. 1-4.
[9] Reuter M., Friedl T., Tenbohlen S. and Kohler W., “Emulation of conducted emissions of an automotive inverter for filter development in HV networks,” 2013 IEEE International Symposium on Electromagnetic Compatibility (EMC), Denver, CO, Aug. 5-9, 2013, pp. 236-241.
[10] Xuning Zhang, Boroyevich D., Mattavelli P., Jing Xue and Fei Wang, “EMI filter design and optimization for both AC and DC side in a DC-fed motor drive system,” 2013 Twenty-Eighth Annual IEEE Applied Power Electronics Conference and Exposition (APEC), Long Beach, CA, Mar. 17-21, 2013, pp. 597-603.
[11] Qing Ji, Xinbo Ruan and Zhihong Ye, “The Worst Conducted EMI Spectrum of Critical Conduction Mode Boost PFC Converter,” IEEE Transactions on Power Electronics, vol.30, Apr. 14, 2014, pp. 1230-1241.
[12] Singh Surender and Kukal Taranjit, “Timing skew enabler induced by fiber weave effect in high speed HDMI channel by angle routing technique in 3DFEM,” 2015 IEEE 24th Electrical Performance of Electronic Packaging and Systems (EPEPS), San Jose, CA, USA, Oct. 25-28, 2015, pp. 163-166.
[13] Gopikrishnan R., “A Power Efficient Fully Differential Back Terminated Current-Mode HDMI Source,” 2014 27th International Conference on VLSI Design and 2014 13th International Conference on Embedded Systems,  Mumbai, Jan. 5-9, 2014, pp. 575-579.
[14] Yang Wu, “An efficient eye diagram generation method for jitter analysis in high speed links,” 2014 IEEE International Symposium on Electromagnetic Compatibility (EMC), Raleigh, NC, Aug. 4-8, 2014, pp. 412-417.
[15] G. H. Shiue, C. L. Yeh, L. S. Liu, H. W. and W. C. Ku, “Influence and Mitigation of Longest Differential via Stubs on Transmission Waveform and Eye Diagram in a Thick Multilayered PCB,” IEEE Transactions on Components Packaging and Manufacturing Technology, vol.4, Sep. 05, 2014, pp. 1657-1670. 
[16] G. H. Shiue, C. L. Yeh, Z. H. Zhang and H. H. Cheng, “Analysis and Mitigation of Effect of Plating Stub on Transmission Waveform and Eye Diagram Components,” IEEE Transactions on Packaging and Manufacturing Technology, vol.4, Oct. 17, 2013, pp. 279-290.
[17] S.N. Ahmadyan, Chenjie Gu, Natarajan S., Chiprout E. and Vasudevan S., “Fast eye diagram analysis for high-speed CMOS circuits,” 2015 Design Automation & Test in Europe Conference & Exhibition (DATE), Grenoble, Mar. 9-13, 2015, pp. 1377-1382.
[18] Heegon Kim, Jonghyun Cho, J. J., D. H. Jung, Sumin Choi, Joungho Kim, Junho Lee and Kunwoo Park, “Eye-diagram simulation and analysis of a high-speed TSV-based channel,” 2013 IEEE International 3D Systems Integration Conference (3DIC), San Francisco, CA, Oct. 2-4, 2013, pp. 1-7.

[19] Junghyun Lee and Yungseon Eo, “An efficient eye-diagram determination technique for multi-coupled interconnect lines,” 2013 23rd International Workshop on Power and Timing Modeling, Optimization and Simulation (PATMOS), Karlsruhe, Sep. 9-11, 2013, pp. 185-190.
[20] M.I.A. Butt, “BIOS integrity an advanced persistent threat,” 2014 Conference on Information Assurance and Cyber Security (CIACS), Rawalpindi, Jun. 12-13, 2014, pp. 47-50.
[21] K. J. Lin and C. Y. Wang, “Using TPM to improve boot security at BIOS layer,” 2012 IEEE International Conference on Consumer Electronics (ICCE), Las Vegas, NV, Jan. 13-16, 2012, pp. 376-377.
[22] M. Daraban and D. Pitica, “Analyzing crosstalk effects on a parallel bus using eye diagram,” 2011 34th International Spring Seminar on Electronics Technology (ISSE), Tratanska Lomnica, May. 11-15, 2011, pp. 403-408.
[23] C. H. Tsai, J. Z. Hsu and T. L. Wu, “A novel common mode choke and its application for 5 Gbps USB 3.0,” 2011 IEEE International Symposium on Electromagnetic Compatibility (EMC), Long Beach, CA, USA, Aug. 14-19, 2011, pp. 888-891.
[24] O. Makino, E. S. Ningrum, O. Puspitorini, N. A. Siswandari, W. T. Swsulihatien and Y. Shimoshio, “Common mode current characteristics in transmission line with common mode choke represented by two-port chain matrix,” 2002 Asia-Pacific Conference on Circuits and Systems 2002(APCCAS '02), vol.1, 2002, pp. 105-108.
[25] M. Kovacic, Z. Hanic, S. Stipetic, S. Krishnamurthy and D. Zarko, “Analytical Wideband Model of a Common-Mode Choke,” IEEE Transactions on Power Electronics, vol.27, Dec. 28, 2011, pp. 3173-3185.
[26] S. Wang, W. G. Odendaal and F. C. Lee, “Controlling the parasitic parameters to improve EMI filter performance,” IEEE Applied Power Electronics Conference Proceedings, vol.1, Feb, 2004, pp. 503-509.
[27] Song Zheng, Shishan Wang and B. L. Li, “The application of multi-stage EMI filter design method in planar EMI filter,” 2015 Asia-Pacific Symposium on Electromagnetic Compatibility (APEMC), Taipei, May. 26-29, 2015, pp. 140-143.
[28] H. F. Hoang, L. Y. Deng, B. J. Hu and Gang Wei, “Techniques for Improving the High-Frequency Performance of the Planar CM EMI Filter,” IEEE Transactions on Electromagnetic Compatibility, vol.55, Feb. 04, 2013, pp. 901–908.
論文全文使用權限
校內
校內紙本論文立即公開
同意電子論文全文授權校園內公開
校內電子論文立即公開
校外
同意授權
校外電子論文立即公開

如有問題,歡迎洽詢!
圖書館數位資訊組 (02)2621-5656 轉 2487 或 來信