淡江大學覺生紀念圖書館 (TKU Library)
進階搜尋


下載電子全文限經由淡江IP使用) 
系統識別號 U0002-0802200616012600
中文論文名稱 以Opencore IP 組成之系統網路晶片之研究與分析
英文論文名稱 The Research and Analysis of Network On-Chip with Opencore IP for System-On-Chip Design
校院名稱 淡江大學
系所名稱(中) 電機工程學系碩士在職專班
系所名稱(英) Department of Electrical Engineering
學年度 94
學期 1
出版年 95
研究生中文姓名 彭嵩友
研究生英文姓名 Sung-Yu Peng
學號 792350240
學位類別 碩士
語文別 中文
口試日期 2005-01-10
論文頁數 57頁
口試委員 指導教授-李維聰
委員-潘仁義
委員-劉豐豪
中文關鍵字 嵌入式系統  矽智財 
英文關鍵字 FPGA  OPENCORE  SoC 
學科別分類 學科別應用科學電機及電子
中文摘要 本論文主要是研究在嵌入式系統中,所需的IP來源來作介紹。所謂嵌入式系統是由SOC所組成。單晶片系統(SoC)為許多應用提供整合的解決方法,例如電腦系統、通訊、多媒體與消費性電子產品等。在設計單晶片系統時最主要挑戰之一是如何使工作在不同頻率、具有不同特性的異質元件間能相互通訊。而SOC是將一些所需的功能如CPU、RAM或LAN功能整合在一個晶片上。我們的研究目的是作出一網路系統晶片,此晶片具有簡單的封包辨識功能。而取得IP的主流方法是購買已授權的IP。如從ARM取得CPU的IP,從TI取得LAN的IP等等。而在這種方法下,雖然可以快速而正確的作出晶片模擬,但所需的費用卻是相當的高。在此篇論文中,我們採用了一個FREE-WEBSITE (WWW.OPENCORE.ORG)來作為IP的來源。在此網站中,我們可以取得一些FREE的IP來作應用。
我們下載了一個網路MAC來做研究與分析,其中包含了控制層的傳送與接收的功能性驗證以及一些效能上的統計等等。在控制層的傳送與接收的功能性驗證方面,我們選擇以ModelSim SE這個軟體來做編譯及模擬,從這個軟體的模擬的時序圖來分析。

關鍵字:嵌入式系統,矽智財。
英文摘要 This thesis is mainly studied in the embedded system, necessary IP source comes to do an introduction. The so-called embedded system consists of SOC. System-on-chip (SoC) designs provide integrated solutions to many applications such as computer systems, multimedia, consumer electronics, etc. One of the major challenges of designing a SoC chip is the communication architecture between heterogeneous components running different frequencies and possessing different characteristics. And SOC combines some necessary functions on a chip such as CPU, RAM or LAN function. Our research purpose is to make a chip of one network system having a function to distinguish packages .The major method to get IP is to buy authorized IP. For instance, we can obtain IP of CPU from ARM, or obtain IP of LAN from TI, etc. Under this kind of method, though we can make chip simulation fast and correctly, the necessary expenses are quite high. In this page thesis, the source as IP that we have adopted is from one FREE-WEBSITE (WWW.OPENCORE.ORG ). In this website, we can obtain some FREE IP to do the application, and integrate these FREE IP to a network system chip.
We use a popular language- VERILOG to build these codes. After MODELSIM compile these codes, we can simulate those waveform to make sure its function is OK.
論文目次 論文提要..................................................Ⅰ
英文提要..................................................Ⅲ
誌謝......................................................Ⅴ
圖目錄................................................... Ⅸ
表目錄....................................................XI
CHAPTER 1 導論.............................................1
1.1研究動機與目的..........................................1
1.2論文組織................................................4
CHAPTER 2 相關研究整理.....................................5
2.1 嵌入式系統概說.........................................5
2.2 嵌入式系統微處理器.....................................9
2.3 硬體描述語言(HDL)介紹.................................11
2.3.1 硬體描述語言(HDL) ..................................11
2.3.2 Verilog HDL.........................................14
2.3.3 Verilog 與VHDL 的比較...............................18
2.4 IP及License介紹.......................................20
2.5 Opencore 介紹 ........................................20
2.5.1 WISHBONE Interface..................................22
CHAPTER 3晶片網路的研究介紹...............................28
3.1晶片網路介紹...........................................28
3.2 OPENCORE 網路MAC介紹..................................31
3.2.1 TXMAC的介紹.........................................33
3.2.2 RXMAC的介紹.........................................35
CHAPTER 4 網路晶片實作與測試..............................37
4.1 OPENCORE Ethernet Code的檔案架構......................37
4.1.1 Ethernet Code的檔案架構.............................37
4.1.2 Ethernet Code modules的介紹.........................38
4.2 模擬..................................................41
4.3 Summary...............................................42
4.3.1 建立測試環境........................................42
4.3.2 存取控制層傳送功能驗證..............................43
4.3.2.1 傳送64bytes封包...................................43
4.3.2.2 傳送128bytes封包..................................46
4.3.3 存取控制層接收功能驗證..............................49
4.4 RTL Code LeveL(Synthesis to gate level).............52
Chapter 5 結論與未來研究..................................54
5.1 結論..................................................54
5.2 未來研究..............................................55
參考文獻..................................................56
圖目錄
圖 2.1 新興的嵌入式系統產品................................6
圖2.2 嵌入式產業之技術需求與用戶需求.......................9
圖2.3 兩個模組之間的連線關係與程式寫法....................15
圖2.4 測試平台與功能模組間的關係..........................17
圖2.5 Opencore的IP列表....................................21
圖2.6 WISHBONE 連接IP 模組的方式..........................23
圖2.7 WISHBONE Interface Controller Block Diagram...........25
圖3.1 晶片網路的協定堆疊..................................29
圖3.2 TX MAC 的方塊示意圖..................................34
圖3.3 RXMAC 的方塊示意圖..................................36
圖4.1 Ethernet Code modules的示意圖........................39
圖4.2 Modelsim的Simulator.................................42
圖4.3 建立測試環境........................................43
圖4.4 開始送出Preamble....................................44
圖4.5 送出Preamble 與SFD(以16 進位值表示) ................44
圖4.6 送出frame(60bytes)內容(以16 進位值表示) ............45
圖4.7 送出frame 內容及CRC 碼(以16 進位值表示) ............46
圖4.8 開始送出Preamble....................................47
圖4.9 送出Preamble 與SFD(以16 進位值表示) ................47
圖4.10 送出frame(124bytes)內容(以16 進位值表示) ..........48
圖4.11 送出frame 內容及CRC 碼(以16 進位值表示) ...........49
圖4.12 RXMAC在MRxD上收到Preamble 與SFD...................50
圖4.13 RXMAC在MRxD上收到目標位址(以16進位表示) ..........50
圖4.14 開始將資料區塊送上匯流排(以16 進位表示) ...........51
圖4.15 訊框內容全部放上匯流排(以16 進位表示) .............52
表目錄
表2.1各種不同等級的嵌入式系統微處理器應用.................10
表2.2 Verilog HDL 邏輯準位.................................16
表2.3 VHDL 與Verilog HDL 比較表...........................19
表2.4 WISHBONE Host Interface Ports.........................26
表3.1 PHY Interface 的訊號列表.............................32
表3.2 TX DATA、TX Control signals列表.....................34
表3.3 RX DATA、RX Control signals列表......................36
表4.1 Cadence ETHERNET NETWORKING..........................53
參考文獻 [1] M. G. Arnold, T. A. Bailey, J. R. Cowles, J. J. Gupal and F. N.Engineer, “Behavior to Structure: Using Verilog and In-Circuit Emulation to Teach How an Algorithm Becomes Hardware”, IEEE,Proceeding of Verilog HDL Conference, 1995. pp.19-28.
[2] John R. Hauser and John Wawrzynek, “A MIPS Processor with a Reconfigurable Coprocessor”, Proceeding of IEEE Symposium on FPGAs for Custom Computing Machines, 1997, pp. 24-33.
[3] P. H. W. Leong, P. K. Tsang and T. K. Lee, “A FPGA based Forth microprocessor”, Proceeding of IEEE Symposium on FPGAs for Custom Computing Machines, 1998, pp. 254-255.
[4] I. Skliarova and A. B. Ferrari, “An Architect’s Workbench for Reconfigurable Computing”, Proceeding of IEEE Symposium on Integrated Circuits and Systems Design, 1999, pp. 154-160.
[5] Shawn X. Fan, “Verilog Simulator of a Single-Bus Implementation of the MIPS Instruction Set Architecture”, Department of Computer Science, Yale University, May 1999.
[6] P. Nanthanavoot and P. Chongstitvatana, “Development of a data reading device for a CD-ROM drive”, Department of Computer Engineering, Chulalongkorn University, Bangkok, Thailand, 2002.
[7] 王懷恩, “資訊家電(IA)簡介”
[8] 嵌入式系統發展聖經, http://playstation2.idv.tw/iacolumns/jl000009.html
[9] http://www.csie.nctu.edu.tw/chinese/about/computer/ index2.php3?page=16&content=content16a
[10] L. Benini, and G. De Micheli, “Networks on Chips: A New SoC Paradigm,” IEEE Computer, Volume: 35 Issue: 1, pp. 70 -78, Jan 2002.
[11] M. Forsell, A. Hemani, A. Jantsch, S. Kumar, M. Millberg, J. Oberg,J.-P. Soininen, and K. Tiensyrja, “A Network on Chip Architecture andDesign Methodology,” VLSI on Annual Symposium, IEEE ComputerSociety ISVLSI 2002, pp.105 –112, 2002.
[12] M. Sgroi , M. Sheets , A. Mihal , K. Keutzer , S. Malik , J. Rabaey ,and A. Sangiovanni-Vencentelli, “Addressing the System-on-a-Chip Interconnect Woes Through Communication-Based Design,”Proceedings of the 38th conference on Design automation, pp. 667 –672, June 2001.
[13] Wade D. Peterson, “WISHBONE System-on-Chip Interconnection Architecture for Portable IP Cores “, www.silicore.net & www.opencores.org
[14] Stephen Bailey, “Comparison of VHDL, Verilog and
SystemVerilog”, Model Technology, 2003, http://www.model.com
[15] Daniel C. Hyde, “CSCI 320 Computer Architecture: Handbook onVerilog HDL”, Computer Science Department of Bucknell University, Aug. 23, 1997.
[16] 胡師賢, “IC 設計入門”, 學貫行銷, 2002, Chap. 5, pp. 5-1 to 5-20.
[17] L. Benini, and G. De Micheli, “Networks on Chips: A New SoC Paradigm,” IEEE Computer, Volume: 35 Issue: 1, pp. 70 -78, Jan 2002.
[18] Igor Mohor, “Ethernet IP Core Design Document Rev. 0.4”
[19]http://opencores.gds.tuwien.ac.at/projects.cgi/web/ethmac/
[20]CADENCE DESIGN FOUNDRY “MACB_DATASHEET.PDF”
論文使用權限
  • 同意紙本無償授權給館內讀者為學術之目的重製使用,於2007-02-17公開。
  • 同意授權瀏覽/列印電子全文服務,於2007-02-17起公開。


  • 若您有任何疑問,請與我們聯絡!
    圖書館: 請來電 (02)2621-5656 轉 2281 或 來信